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The isolation of graphene offers an emerging candidate to nanoelectronics,[1] because it 
exhibits a range of remarkable electrical properties, such as high carrier mobility,[2,3] shorter 
scaling length,[4,5] and compatibility with planar lithography process. Although the ambipolar 
conduction behavior intrinsic to graphene hinders the feasibility of logic devices directly in a 
conventional complementary (CMOS) architecture, several methods have been recently 
developed.[6-11] Among them, a self-adaptive complementary-like architecture based on 
ambipolar transistors is especially interesting,[12-16] because the ambipolar nature is used as a 
benefit rather than a drawback to form logic devices. Free of doping, charge neutrality points 
(CNPs) of two involved transistors are controlled by a supply bias (VDD) and the intrinsic p- 
and n-conduction branches are delicately combined to construct a complementary geometry. 
Following this route, we previously demonstrated the first example of graphene voltage 
inverters with voltage gain greater than one.[10] Enhanced device performance was achieved 
by introducing a band gap into the channels.[11] It would be interesting for graphene 
nanoelectronics if component integration and logic devices advanced than inverters can be 
realized. 
 
With constant miniaturation of chip size, the VDD level in microelectronics has presently 
scaled down to about 1 V. In an attempt to fabricate advanced logic gates, we found that the 
self-adaptive architecture has an intrinsic limitation for the integration of complicated 
structure under low VDD bias,[10-12] because the CNP splitting rely solely on the magnitude of 
VDD and is rather small as VDD is 1 V or less, which makes the complementary transistor pairs 
indistinguishable in complicated integration structures with more than two transistors. A 
direct consequence includes low performance of NAND and NOR gates in which four 
transistors are involved.[12] Surely, the issues can be solved by impurity dopings on graphene 
as on conventional silicon, but it will cause severe mobility degradation of the channels since 
graphene is very sensitive to defects and impurities. In this work, we report a novel method to 
electrostatically control the CNP positions with modulated gating capacitances and apply it to 
construct logic gates with semiconducting graphene. The channel regions covered with thick 
and thin dielectric layers are used as equivalent p- and n-type components, respectively. This 
technique allows large CNP splitting at low VDD and continuous tuning of the CNP splitting, 
which offers great flexibility for component integration. For the first time, complementary-
like graphene NOR and NAND gates were demonstrated, which are building pillars for 
various logic functions. This provides a possible route for future graphene logic circuits. 
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The fabrication flow and corresponding optical images at each step are shown in figure 1. 
First, graphene flakes were mechanically exfoliated and transferred onto highly doped silicon 
substrates with 90 nm thermally grown SiO2 insulating layers (Figure 1a). The numbers of 
layers of graphene were identified by an optical contrast method and confirmed by Raman 
spectra (Supporting Information, Figure S1). Pristine large-area graphenes often contain 
flakes with various numbers of layers (Figure 1b). Thus, standard electron beam lithography 
and oxygen plasma etching were employed to remove extra graphene flakes and to define 
appropriate channel patterns (Figure 1c). In order to introduce a band gap[17-20] and increase 
switching performance of the channels, bilayer graphene (BLG) was adopted. In Figure 1d, 
three independent devices with six BLG channels in each device were formed for the 
integration for NOR and NAND gates. After depositing the Au/Ti source and drain electrodes 
(Figures 1e and 1f), a 1 nm Al and a 4 nm SiO2 were deposited on some graphene channels 
through resist masks defined by electron beam lithography (Figures 1g and 1h). The ultrathin 
Al layer is used as both the seed layer for SiO2 nucleation and as a protection layer for 
residual carrier suppression.[21] The SiO2 layer is used to modulate the top gate (TG) coupling 
capacitance to form p-type components in the complementary-like geometry. Finally, the 
AlOx dielectric and Al top gate were simultaneously defined by directly evaporating 30 nm 
aluminum metal (Figure 1i) with a post-passivation.[22] As shown in Figure 1j, three out of six 
channels in each device are covered with AlOx/SiO2/AlOx dielectric stacks (Capacitance CTG-
p), while the remaining three are covered only with AlOx (Capacitance CTG-n). For the TG 
coupling capacitances, CTG-p is modulated with a smaller value than CTG-n by inserting a SiO2 
layer, which is the basis for the electrostatic doping modulation. 
 
It was theoretically predicted that the band gap in biased BLG is given by[18] [ ] 2/1222222g )/( ⊥⊥ +=Δ tVetVe , where ⊥t  and eV  represent the interplane hopping energy and 
the interplane energy difference caused by perpendicular electric fields, respectively. The 
band structure and resulted band gap for transistors covered with different dielectric layers 
should be essentially same and has no correlation with top dielectric capacitances. The 
availability of sizable band gaps and high switching ratios in the pure AlOx insulated BLG 
transistors have been demonstrated previously.[23] The same behavior is expected in the 
AlOx/SiO2/AlOx insulated transistors; we confirmed the presence of band gaps in this 
configuration, as shown in Figure 2a. The resistance (R) peak shows a sharp enhancement 
with bottom gate voltages (VBG) (from 0 to −30 V), consistent with the predicted creation and 
expansion of the band gap relative to the perpendicular electric field.[17-20] The highest 
switching ratio is about 100 at VBG = −30 V, which is close to the pure AlOx insulated 
transistors. Figure 2b shows the CNP traces for both the p- and n-transistors to estimate the 
TG coupling capacitances. According to the relation CTG = CBG ΔVBG / ΔVTG, the CTG-n and 
CTG-p are ~920 and ~430 nF cm−2, respectively. 
 
The key idea of this work is that the relative positions of CNPs for the equivalent p- and n-
type transistors are electrostatically controlled by different TG coupling capacitances. This 
can lead to larger CNP splitting and makes the equivalent p- and n-type transistors more 
distinguishable on polarities and more effective to mimic the complementary function 
required by logic devices. The principle for the formation of CNP splitting between transistors 
is as follows. For a graphene channel initially doped with charge density n0, the gated carriers 
are correlated with both gates. At CNP, there is a relation between the two gate voltages 
BGBG0
CNP
TGTG -- = VCnVC . Thus, the CNP position 
CNP
TGV  can be electrostatically controlled by 
VBG. In the channels with two types of top dielectrics, the charge neutrality condition requires 
BGBG0
CNP
p-TGp-TG
CNP
n-TGn-TG -- = VCnVCVC = , where CNPn-TGV  and CNPp-TGV  represent the CNP positions 
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for n- and p-transistors. Under large negative VBG, the term BGBG0 -- VCn  is positive, which 
makes CNPn-TG
CNP
p-TG VV >  due to n-TGp-TG CC < and leads to an electrostatic CNP splitting 
(horizontal arrows in Figure 2b). Interestingly, both the magnitude and position of the 
splitting can be tuned by VBG, offering an additional control on the resulting complementary 
region. Together with the original VDD induced splitting, this electrostatic splitting largely 
increases the total splitting magnitude and makes the complementary transistors more 
distinguishable in polarity for complicated transistor integration. 
 
The electrostatic doping method is firstly checked on a NOT gate, which is the simplest logic 
gate, composed of only a complementary transistor pair (Figure 2c). Figure 2d shows typical 
R curves for each involved transistors. At VBG = −25 V and VDD = 0.6 V, the two CNPs of the 
transistors are located around 0.5 V and 1.2 V on the axis of input voltage (VIN), giving rise to 
a CNP splitting of 0.7 V, much larger than the value obtained in the pure VDD-driven 
geometry.[10,11] Figure 2f compares the magnitudes of CNP splitting with and without 
electrostatic splitting. With electrostatic splitting, the CNP splitting exhibits about 0.6 V 
enhancement for all VDD at VBG = −30 V. Figure 2e presents the voltage transfer curve 
corresponding to the CNP splitting shown in Figure 2d. Minimum and maximum values for 
output voltage (VOUT) are also located at VIN~0.5 V and ~1.2 V, respectively, which 
correspond to the CNP positions of the transistor pair. Within the CNP splitting region, a 
sharp voltage inversion forms due to the variation of resistance ratio between two transistors. 
Outside the CNP splitting region, a VOUT degradation arises, which is a unique feature of the 
ambipolar-transistor based complementary-like architecture;[12-16] this feature originates from 
the overlap of same carrier polarity (pp or nn combination). Two parameters are needed to 
evaluate the performance of this type of NOT gate. One is the voltage gain which is defined 
as the maximum value of INOUT d/d VV− , and the other is the output swing defined as 
%100/)( DD
min
OUT
max
OUT ×− VVV . 
 
Here we focused on the logic characteristics at low VDD region (≤ 1 V), which is required by 
device design and integration on nanometer scale. Figure 3a shows the VDD dependence at a 
fixed VBG. As VDD changes from 0.1 to 1 V, the voltage gain increases from 0.4 to 2.5. In 
Figure 3b with VDD fixed, the output swing is enhanced from 50 to 90% as VBG changes from 
−15 to −25 V. Figures 3c and 3d systematically summarize the performance dependence on 
VBG and VDD. For most measured conditions, the NOT gate exhibits voltage gain >1 and 
output swing >60%. The output swing is improved as compared with previous pure VDD-
driven devices under same biasing conditions.[10,11] Systematically, voltage gain increases 
with both VBG and VDD; whereas output swing increases with VBG, but first increases and then 
decreases with VDD. The fact that both parameters increase with VBG is attributed to the 
enhancement of band gap with VBG. The inverse relationship between output swing and VDD in 
high VDD region is due to the minority carrier injection effect, which increases the off-state 
current and degrades switching ratio (Supporting Information, Figure S2), as observed in 
small-band gap CNT transistors.[24,25] Conversely, the effect of minority carrier is trivial in 
large-band gap CNT transistors with sufficiently large channel/drain Schottky barriers. 
Minimal effect of minority carrier is anticipated in graphene channels when a large enough 
band gap is introduced in future. 
 
As mentioned, it is difficult to fabricate high-performance advanced logic gates due to limited 
CNP splitting and output swing in the pure VDD-driven complementary geometry.[12] 
Fabrication becomes even more problematic with small VDD bias (≤ 1 V) where CNP splitting 
is reduced even more. Here we show that enhanced CNP modulation combined with band gap 
engineering can improve the output swing performance, up to 90% within the measured bias 
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ranges (Figure 3d). The significant improvement of CNP modulation enables us to construct 
high-performance dual-input graphene NOR ( Figure 4a) and NAND (Figure 4c) gates, which 
are the first pillar for logic circuits. Panels b and d in figure 4 show detailed logic operations, 
BA=OUT +V  for the NOR gate and BA=OUT ⋅V  for the NAND gate, under different VBG 
biases. In the notations NOR-XX and NAND-XX, the numbers XX (X = "0" or "1") denote 
the respective Boolean logic states (i.e., low or high voltage level) for the two inputs. The 
measured VOUT states for the both logic gates reflect the output Boolean states shown in the 
truth tables (Figures 4a and 4c). The optimal VBG biases are about −19 and −17 V for the NOR 
and NAND gates, respectively. According to previous result, the transport band gap is ~100 
meV at VBG = −30 V. We estimated the induced transport band gaps are ~60 meV in the 
channels of the NOR and NAND gates, considering that the band gap is roughly proportional 
to VBG under moderate electric fields.[26] Despite the relatively small band gap, the signal 
window reaches as high as 30%–40% of VDD. 
 
We note that the inaccessibility of higher VBG and larger band gap here is due to a shift effect 
of CNPs and complementary region with VBG. In present band gap scheme, higher VBG makes 
larger band gap, but simultaneously over-positive shifts the complementary region, leading to 
a smaller VOUT response at "0" input state (VIN = 0), as shown in Figure 2e. This situation 
would be avoided if a VBG-independent band gap creation technique is employed, such as 
structure perforation (graphene nanomesh),[27-29] selective etching,[30,31] or chemical 
modification.[32,33] In a recent example, using selective etching of the graphene edge, a 103 
switching ratio was achieved at room temperature without introducing considerable defects 
into basal planes.[30] These newly developed techniques, which are lithography compatible, 
may also lend themselves to high-performance logic devices. 
 
The significance of demonstration of NOR and NAND gates lies in the fact that they are the 
first pillar for Boolean logic and they can be used to construct all other logic functions in 
electronic computation (Supporting Information, Figure S3). The presentation of these 
elementary gates demonstrates the possibility of producing logic circuits on semiconducting 
graphene and thus represents a landmark towards graphene nanoelectronics. The present work 
also signifies a simple fabrication technique for logic components. Using the intrinsic p- and 
n-conduction branches to form a complementary region described herein does not require 
external doping by impurities. This helps to preserve the intrinsic high carrier mobility of the 
channels and to realize high-speed signal transfer. Most importantly, graphene fabrication is 
lithography compatible, making it superior to device fabrication from nanowires or nanotubes, 
which require individual alignment on substrates. This work provides a general technique for 
fabricating advanced logic components and practical circuits from ambipolar materials, 
including organic semiconductors and carbon nanotube thin films. The band gaps and 
switching characteristics in such materials are typically better than in pristine graphene and 
thus better performance in devices fabricated from these materials would also be expected 
when the same methods are applied. 
 
In conclusion, a facile and general method was developed to construct complementary-like 
Boolean logic gates from ambipolar conduction materials. It relies solely on electrostatic 
doping by dielectric coupling layers rather than introduction of chemical impurities. By 
electrostatically controlling the charge neutrality points, intrinsic p- and n-conduction 
branches are delicately combined to construct a complementary geometry. This avoids 
external doping process and largely simplifies fabrication. For the first time, elementary NOR 
and NAND logic gates were realized on semiconducting bilayer graphene channels. This 
method provides a general route in development of logic devices for ambipolar materials and 
is not limited to graphene. 
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Experimental Section 
The samples were mounted on chip carriers and sealed in a vacuum sample tube. During 
measurement, the sample tube was immersed in liquid nitrogen and the sample temperature 
was about 79 K. The low temperature environment has two implications. First, it reduces the 
thermal activation energy and to demonstrate the effect of small band gaps (60-100 meV) in 
our graphene samples. Second, it allows for applying high electric field on both top and back 
gates without dielectric breakdown. 
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Figure 1. Fabrication flow and corresponding optical images at each step. (a) and (b) 
Exfoliated graphene flakes on 90 nm SiO2 surface. The as-prepared sample contains graphene 
flakes with different numbers of layers. (c) and (d) Oxygen plasma etching with resist masks 
defined by electron beam lithography. (e) and (f) Deposition of source and drain electrodes. 
(g) and (h) Formation of transistors with small top gate coupling capacitance by additionally 
depositing 1 nm Al and 4 nm SiO2, which serve as the p-type component in the 
complementary-like devices. (i)-(j) Simultaneous formation of Al TG metal and AlOx 
dielectric stack by depositing 30 nm metal Al. 
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Figure 2. (a) R curves of a transistor with AlOx/SiO2/AlOx dielectric stacks under different 
VBG biasing conditions (from 0 to −30 V, 0.5 V step). The dramatic increase of R peak is an 
indication of the expansion of band gap with VBG . The inset is the 2D R plot of R vs. VTG and 
VBG to show the CNP trace by which the effective CTG can be estimated. (b) Traces of CNP 
for the BLG transistors insulated by thin (pure AlOx) and thick (AlOx/SiO2/AlOx mixed) 
dielectric layers. They serve as the equivalent n- and p-type components in the 
complementary-like architecture. (c) Schematic diagram, symbol, truth table, (d) R curves and 
(e) voltage transfer characteristic for a graphene NOT gate. (f) Comparison of the magnitude 
of CNP splitting with and without applying the electrostatic modulation technique. The 
shaded area indicates the splitting enhancement gained from this technique. 
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Figure 3. Performance of a logic NOT gate. Dependence of the voltage transfer characteristic 
on (a) VDD (from 0.1 to 1 V) at fixed VBG = −23 V and (b) VBG (from −15 to −25 V) at fixed 
VDD = 0.3 V. (c) and (d) The 2D plots of voltage gain and output swing as functions of VBG 
and VDD . 
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Figure 4. (a) Device wiring diagram, schematic diagram, electric symbol, Boolean expression, 
and truth table for a dual-input NOR gate, in which four transistors including two p-type and 
two n-type transistors are used. In the wiring diagram, all the unconnected transistors are 
floated during measurement. (b) Logic operations for the NOR gate at VDD = 0.7 and 1 V, 
respectively. The numbers XX (X = "0" or "1") in NOR-XX denote the corresponding logic 
states of the two inputs. (c) and (d) Corresponding information and results for a graphene 
NAND gate. 
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1. Identification of graphene layer number by optical contrast 
According to Ref. R1, the contrast spectra show excellent dependence with layer number up to 
10 and exhibit highest resolution for wavelength around 550 nm. After obtaining the optical images 
under white light (Fig.S1a), we isolated and extracted the corresponding green-channel images, 
which are used for contrast comparison (Fig.S1b). In Fig.S1b, some areas including intended 
graphene and suitable substrate nearby were selected (e.g., regions c or d). The substrate region was 
used as a contrast reference. In the contrast histograms of the selected regions, several peaks appear 
(Fig.S1 c and d) which correspond to the reflectance contrasts of the SiO2 substrate and graphene 
flaks. We calculated that the theoretical contrast values for the 1 to 4 layer flakes on 90 nm SiO2 
substrates are 94.0, 87.5, 81.1 and 74.6, respectively,  normalizing the substrate to 100. In Fig.S1 c 
and d, the longitudinal axis (green contrast) delivers information about layer numbers, while the 
horizontal axis (pixel numbers) only reflects the size of the selected areas and thus is irrelated to 
layer numbers. In Fig.S1c, only an individual graphene peak with contrast ~92 shows up, indicating 
that the flake in region c is single layer. In contrast, two pronounced peaks near 87 and 81 are 
shown in Fig.S1d, implying that the region d contains both large 2- and 3-layer flakes.  
As an alternative way, Raman spectrum was also employed to confirm the layer numbers 
determined by the optical method used above. Figure S1e presents the corresponding Raman spectra 
for the indentified graphene layers. Both the intensity ratios of G band (~1600 cm-1) to 2D band 
S2 
 
 
(~2700 cm-1) and the shape evolution of 2D band show an excellent consistency with the optical 
method. The optical contrast spectrum is a fast and nondestructive way to identify the layer 
numbers of graphene flakes. 
 
2. Origin of bipolar conduction and VDS effect on switching ratio 
The bipolar conduction behavior in the graphene transistors can be understood within the 
Schottky barrier transistor model previously proposed for carbon nanotube (CNT) transistors.R2 The 
band diagram for such a transistor is schematically shown in Fig. S2c, where the graphene or CNT 
channel has a band gap Eg (Eg ≥ 0) and the drain has a Fermi level EF. In transport process, the 
electrons (e) should overcome a Schottky barrier Φe to reach conductance band (EC) of the channel 
at the channel/drain interface. Similarly, there is a barrier Φh for holes transport. In the case of large 
Eg, the transistor often becomes unipolar, being p-type when the EF of drain approaches the EV of 
channel (Φh~0, Φe~Eg) and being n-type when EF approaches EC (Φe~0, Φh~Eg). The minority 
carriers are well blocked by the corresponding Schottky barriers and thus well-defined polarity is 
exhibited. 
In the case of graphene channels, the Eg is very small. Eg = 0 for single layer (SLG) and Eg < 
100 meV for bilayer graphene (BLG). Accordingly, the Schottky barrier is small, because Φh, Φe ≤ 
Eg. Therefore, the graphene transistors often show bipolar conduction behavior. Only large enough 
Eg is formed, can a unipolar conduction be obtained. Therefore, it is more accurate to conclude that 
our graphene transistors operate as normal channel-controlled devices, since the contact barriers 
cannot efficiently limit carrier injection in small-gap graphene transistors. The conduction 
characteristics should be understood on the basis of resistance variation of the channels, which is 
related to the carrier distribution along the channels. 
In our logic devices, the performance decreases when VDD is increased. For example, the VOUT 
swing degrades at high VDD in the inverters (Fig. 3d). Besides, the signal windows of the NOR and 
NAND gates are also reduced when VDD increases from 0.7 to 1 V (Fig. 3 b-f). Such degradation 
behavior can be also attributed to the small band gap (< 100 meV) of the channels. To further 
clarify this behavior, the effect of VDS on an individual FET was measured. The role of VDS for a 
single FET corresponds to that of VDD for inverters with two FETs, and thus reflects the effect of 
VDD. 
Figure S2a shows a series of IDS-VTG curves when VDS changes from -0.2 to -2 V. The 
switching ratio sharply decreased from 50 to 6 as VDS increases, which directly accounts for the 
degradation of logic performance at high VDD. For the transistor, the IDS would scales with VDS if the 
channel resistance is independent on VDS. However, the OFF state current increases by 300 
(indicated by the red dots 1 and 2), much higher than the VDS variation scale (-2 V/ -0.2 V =10), 
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suggesting a large VDS effect on the channel resistance. The variation of channel resistance can be 
more clearly seen in Fig. S2b.  
This observed VDS effect can be understood in terms of the charge redistribution model.R3 
When VDS becomes comparable to VTG, it produces a substantial position-related potential 
distribution )(Ch xV  along the channel. The effective potential between the TG and channel, 
)()( ChTGTG,eff xVVxV −= , is thus strongly dependent on the channel position x. At any position, the 
carrier concentration can be roughly expressed as 
      [ ]2TG0TGeffTG,20220 ))(()()()()( CVxVxnxnxnxn g −+=+= , 
where )(0 xn  is the density of residual carriers and )(xng  is the density of gate induced carriers. 
Fig. S2 c and d schematically depict the carrier distributions for the OFF states shown by the red 
dots 1 and 2 in Fig. S2a. In the point 2, more carriers are accumulated in the channel due to the 
higher VDS applied, resulting in a lower channel resistance and a degraded OFF state. 
According to the analysis above, we conclude that the adverse VDS effect on logic performance 
is due to the lack of effective Schottky barriers at drain/channel interface. Larger band gaps and 
effective Schottky barriers are necessary to achieve high-performance logic devices. 
 
3. Realization of all logic functions from NAND gates 
All other types of Boolean logic gates (i.e., AND, OR, NOT, XOR, XNOR) can be created 
from a suitable network of NAND gates. Similarly all gates can be created from a network of NOR 
gates. Historically, NAND gates were easier to construct from silicon MOS technology and thus 
NAND gates served as the first pillar of Boolean logic in electronic computation. 
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Figure S1. Optical images with (a) all RGB channels and (b) individual green channel for 
graphene samples with multiple flakes on 90 nm SiO2 substrates. The square gold markers 
are 2 μm in dimension. (c) and (d) show the histograms of green contrast for the regions c 
and d selected in (b). The substrate contrast is normalized to 100. (e) Raman spectra for 
graphene flakes with 1-3 layers and a graphite flake. 
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Figure S2. (a) Channel current and (b) resistance versus VTG at different drain voltage 
VDS from -0.2 to -2 V (Step = -0.2 V). (c) Schematic diagram of band lineup for a 
graphene or nanotube transistor. (d) and (e) Schematic carrier distributions in graphene 
channels with different VDS biases. The higher the absolute values of VDS, the more 
carriers are induced and the lower channel resistance is obtained. 
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Figure S3. The electrical diagram for combination of other types of Boolean logic 
gates (i.e., AND, OR, NOT, XOR, XNOR) from NAND networks. 
 
